• Skip to main content
  • Skip to secondary menu
  • Skip to footer

Technology Conferences

Technology Events Calendar

  • Technology Events Calendar 2024-2025
  • Add Your Technology Event
    • Make a Contribution
  • Tech Jobs
  • Market Reports
    • Technology Digest
  • About
    • GDPR
  • Contact

The 2020 Design and Verification Conference and Exhibition (DVCon) U.S., March 2-5, 2020 DoubleTree Hotel, San Jose, CA

December 4, 2019 By admin

The 2020 Design and Verification Conference and Exhibition (DVCon) U.S. advance program is now available online and registration is open. DVCon U.S will be held March 2-5 at the DoubleTree Hotel in San Jose, California. Sponsored by Accellera Systems Initiative, DVCon U.S. is expected to attract over a thousand participants eager to learn about the latest in design and verification standards and solutions.

“Now in its 32nd year, DVCon U.S. has established itself as the must-attend industry and user-focused conference for practicing design and verification engineers, EDA developers and design managers, focusing on design and verification of electronic systems and integrated circuits,” stated Aparna Dey, DVCon U.S. 2020 General Chair. “We received over 160 outstanding submissions for papers, panels, tutorials, and short workshops from the best technical minds and organizations in the industry. Our focus on the users of Accellera standard EDA languages, tools, and methodologies continues to be a hallmark of DVCon. Attendees can expect to learn about both practical solutions to their pressing problems and preview the technologies that will affect them in the near future.”

The conference begins on Monday, March 2 with Accellera Day featuring a full morning tutorial focused on Portable Stimulus. There will be two Accellera-sponsored short workshops in the afternoon, one focused on SystemC case studies and the other on IP Security Assurance. Four additional vendor-sponsored short workshops will be conducted Monday afternoon. The Accellera sponsored luncheon on Monday will include the presentation of Accellera’s annual Technical Excellence Award. The DVCon Expo and reception will follow the afternoon short workshops and will begin at 5:00pm.

This year’s keynote, “Artificial Intelligence for Design Automation,” will be given by Dr. Anirudh Devgan, president of Cadence Design Systems, Inc. Dr. Devgan’s talk will review the latest trends in artificial intelligence and machine learning and their impact on the EDA industry. He will examine how deep learning will chart a path beyond current practices, moving toward intelligent system design for an AI-enabled future.

There will be two panel sessions on Wednesday, March 4. The first panel, “New Chip Designs Create Tidal Wave of Change,” will address the need for a more thorough verification methodology as complexity converges with open source initiatives such as RISC-V. The second panel, “Predicting the Verification Flow of the Future,” will focus on what’s straining today’s verification environment and what might be needed to support future applications. Both panels will provide thought-provoking perspectives for attendees to consider and offer attendees an opportunity to ask their own insightful questions.

Attendees can choose from a broad selection of 42 papers, four tutorials, approximately 23 posters and 10 short workshops over the course of the four-day technical conference and exhibition.

The Expo, held Monday from 5:00pm to 7:00pm and Tuesday and Wednesday from 2:30pm to 6:00pm, will give attendees plenty of opportunities to meet with peers and experts in the design and verification community.

For the complete DVCon U.S. 2020 schedule, including a list of tutorials, short workshops, panels, sponsored luncheons and events, visit the program agenda. To view the videos from the DVCon U.S. 2019 Accellera Day tutorials, visit http://www.accellera.org/resources/videos/.

Advance registration rates are available through January 27, 2020. For more information and to register, visit the registration page.

DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an independent, not-for-profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. In response to global interest, in addition to DVCon U.S., Accellera also sponsors events in China, Europe and India. For more information about Accellera, please visit www.accellera.org. For more information about DVCon U.S., please visit www.dvcon.org.

Source: DVCon U.S.

Filed Under: Announcements Tagged With: Chip Design, DVCon, Design and Verification Conference, RISC-V

Footer

Recent Posts

  • SPIE Photonics West 2026, January 17–22, San Francisco
  • Gurobi Decision Intelligence Summit, October 28–29, 2025, Vienna
  • MIT Sloan CFO Summit, November 20, 2025, Cambridge
  • Roblox Expands the Future of Creation at RDC 2025
  • Apple Announces WWDC25, June 9 to 13, 2025
  • Adobe Summit 2025, March 17-20, Las Vegas
  • Embedded World 2025, from 11 to 13 March 2025 in Nuremberg
  • SATELLITE 2025: Uniting the Global Satellite and Space Communities
  • The milestone 10th edition of Chatbot Summit on March 31 – April 1, 2025, The Ritz-Carlton, Berlin
  • Snowflake Summit 2025, scheduled for June 2-5, 2025, in San Francisco

Media Partners

  • Market Analysis
  • Technologies.org
PreComputing.com: A Forward-Looking Domain for the Next Phase of AI Infrastructure
The Zoom Divide Nobody Saw Coming
Project Prometheus: The Billion-Dollar Signal That AI Is Leaving the Screen and Entering the Real World
Whatever Happened to WiMAX? The Rise, Fall, and Quiet Afterlife of a Former Wireless Contender
SetupMarket.com — A Digital Identity Built for the Onboarding Economy
When Your Phone Thinks It’s Drowning: The Curious Case of the Samsung A12 Moisture Warning
Milestone Developer Summit 2025, November 2025, Copenhagen
Palantir’s Anti-College Internship: Why Silicon Valley Is Rewriting the Rules of Talent
Tradespace Acquires Paragon: The Next Step Toward AI-Native Intellectual Property
Breaking the CUDA Barrier: Spectral Compute Raises $6M to Let AI Run Anywhere

Media Partners

  • Market Research Media
  • Cybersecurity Market
AppCoding.com — A Clear, Flexible Identity at the Center of the Software-Everywhere Economy
APIcoding.com — A Digital Asset Aligned With the Infrastructure of the Modern Software Economy
NewsInstances.com — A Digital Identity Built for Event-Driven Media and AI-Generated Reporting
Marketing Content Creation Services in 2025
Visual Storytelling and the Rise of Gamma in the AI Productivity Stack
AccuKnox and Alice Blue India Partner to Advance Zero Trust Security
XM Cyber Positioned as Challenger in Gartner’s 2025 Magic Quadrant for Exposure Assessment Platforms
Descope Named Leader in 2025 Frost Radar for NHI Solutions
DataGrail Earns Leader Status Again: IDC MarketScape 2025 and the Quiet Maturity of Privacy Tech
QLAD Joins DoD’s Fast-Track Club: Why “Awardable” Status Signals a Shift Toward Workload-Level Security

Copyright © 2022 TechnologyConference.com

Media Partners: Technologies, Market Analysis & Market Research and Exclusive Domains